The energy autonomy of wireless sensors is one of the main roadblocks to their wide deployment. The purpose of this study is to propose simple adaptive storage architecture, which combined with energy harvesting, could replace a battery. The main concept is based on using several ultracapacitors (at least two) that are reconfigured in a series or in parallel according to its state of charge/discharge, either to speed up the startup of the powered system or to provide energy autonomy. The proposed structure is based on two ultra-capacitors, one of small capacitance value and one of big value. Powered by an energy-harvesting source, the devised control circuitry allows cold start up with empty ultra-capacitors, pre-regulated output voltage, and energy usage efficiency close to 94.7%.
Introduction
The energy autonomy of wireless sensors is one of the main roadblocks to their wide deployment in the different following areas: structural health monitoring (SHM) in severe environment such as aeronautics [1] or in building or infrastructure such as bridges with very long lifetime (>25 years) [2] . A way to strengthen the energy autonomy of these systems is to use energy harvesting from the surrounding environment coupled to a storage unit. The device used for storage is either a battery or an ultra-capacitor. In some cases, ultra-capacitors are more interesting than batteries: in conditions of extreme temperatures (in specific locations of an aircraft); in terms of safety (batteries may cause fire or explode); the peak power that can deliver ultra-capacitors is significantly larger than that of batteries (high power density); high charge/discharge efficiency and lifetime much greater (up to 500,000 cycles) than that of a battery (3000 to 4000 cycles). Even if the new technologies of low-power integrated circuits have made it possible to extend their lifetime, the replacement of hundreds or even thousands of batteries is not economically viable. Moreover, getting rid of primary batteries to avoid costly maintenance would be a must.
However, the storage in ultra-capacitor has some drawbacks and requires a compromise to satisfy two important objectives: a sufficient voltage during the initial charge must be rapidly reached (small capacitance) to get and maintain the powered system operational as quickly as possible and a large amount of energy should be stored (big capacitance) to increase its energy autonomy. A self-adaptive storage architecture consisting of four ultra-capacitors (UCs) was already proposed to address these constraints [3] . This structure is based on reconfiguring the storage elements from all
•
First, it should allow a cold startup operation that corresponds to the case when ultra-capacitors are empty.
• Second, its architecture should be optimized to minimize losses.
Technologies 2018, 6, x 2 of 13 energy and to the load consumption. This autonomous adaptive storage strategy allows a fast start-up and an increased energy usage (~10%) compared to a single big capacitor. However, it does not provide a pre-regulated voltage and induces abrupt voltage changes upon capacitor switching that could induce unwanted perturbations. We propose a variable storage topology constituted of only two ultra-capacitors, a small value one (Csmall) and a large value one (Cbig), which are appropriately switched to provide fast start-up of the system to be powered, large energy storage, output voltage pre-regulation, and autonomy of the system.
Basic Operation Principle
This adaptive storage system, aimed at supplying a wireless sensor node powered by ambient energy harvesting, is not new. Several solutions were already proposed in the literature: one needs a very large number of switches causing heavy losses [4] , another requires a large number of ultra-capacitors [5] , and a third one uses a complex architecture with multi-stacked dc-dc converters [6] . In this paper, we propose an alternative and very simple self-adaptive energy storage architecture. We analyze and experimentally compare two different architectures.
Basic Principle of Adaptive Storage
The proposed adaptive storage system, schematically described in Figure 1 , is self-powered by an energy-harvesting source and is composed of at least two ultra-capacitors (UCs). It is meant to replace a battery. The basic idea is to adapt the size of the storage so that the system can start rapidly (small capacitance by implementing the different capacitor elements in series) but also provide a good autonomy (large capacitance by implementing the different capacitor elements in parallel). These configuration changes require a control circuitry that should be able to operate at low voltage, since it is supplied by the energy stored in the ultra-capacitors. The main challenges of this adaptive storage system are twofold:
• First, it should allow a cold startup operation that corresponds to the case when ultra-capacitors are empty.
• Second, its architecture should be optimized to minimize losses. 
Reference Self-Adaptive Switched Architecture Storage with 4 Ultra-Capacitors
The reference architecture already proposed in a previous work [7] uses a matrix of four identical ultra-capacitors (Ci = C for I = 1, 2, 3, 4), interconnected by nine switches. As shown in Figure 2 , three Schottky diodes allow a default serial structure at start-up. 
The reference architecture already proposed in a previous work [7] uses a matrix of four identical ultra-capacitors (Ci = C for I = 1, 2, 3, 4), interconnected by nine switches. As shown in Figure 2 , three Schottky diodes allow a default serial structure at start-up. During the charge phase, the change of configuration depends on the state of charge of the ultra-capacitor connected to ground (V C4 ). This allows for three different configurations:
• "All in-series" allows fast startup (C eq = C/4) • "Series-parallel" (C eq = C) • "All in-parallel" in order to maximize the amount of stored energy (C eq = 4 C) without increasing V+ voltage.
And conversely for the discharge phase, to reduce the equivalent capacitance of the architecture and use the stored energy in ultra-capacitors as much as possible.
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During the charge phase, the change of configuration depends on the state of charge of the ultra-capacitor connected to ground (VC4). This allows for three different configurations:
• "All in-series" allows fast startup (Ceq = C/4) • "Series-parallel" (Ceq = C) • "All in-parallel" in order to maximize the amount of stored energy (Ceq = 4 C) without increasing V+ voltage.
And conversely for the discharge phase, to reduce the equivalent capacitance of the architecture and use the stored energy in ultra-capacitors as much as possible. For the sake of simplicity, this self-adaptive architecture storage does not include a balancing circuit, the maximum losses, related to the capacitance-value variability for a tolerance range of ±50%, being 2% of the relative stored energy. To characterize the efficiency of such reconfigurable storage, we have defined a figure of merit called the energy usage efficiency as follows: ,
where EIN is the total energy supplied to the adaptive storage unit and EOUT is the energy actually provided to the load. The global losses including the required control electronics and the losses in the ultra-capacitors result in 93% energy usage efficiency. This autonomous structure insures a very fast start-up, stores a high amount of energy, and provides a maximum energy usage rate by limiting the residual energy left in the ultra-capacitor. However, it is quite complex and the abrupt voltage variation at each configuration change may induce electromagnetic disturbances. The purpose of the new proposed structure that is described in the following section is to reduce the complexity and at the same time, the power losses. In addition, this proposed structure exhibits less abrupt voltage variations and provides a pre-regulated voltage.
Proposed Self-Variable Storage Topology with 2 Ultra-Capacitors
The proposed storage topology requires only two ultra-capacitors, a small value one (Csmall) and a large value one (Cbig), which are appropriately switched to provide both a fast start-up of the system to be powered, large energy storage, and output voltage pre-regulation. The energy stored in a capacitor is Estored = ½CV². As a result, a given input power using a small value capacitor allows the requested voltage to reach across it much more rapidly than a single big capacitor.
Circuit Topology
The topology presented in Figure 3 is simple: it includes a Schottky diode to naturally ensure the initial charging of the small ultra-capacitor (Csmall) and three switches, which allow the reconfiguration of the two ultra-capacitors with regard to the supplied power and to the load. The Schottky diode provides a low threshold voltage and unidirectional flow for the current. For the sake of simplicity, this self-adaptive architecture storage does not include a balancing circuit, the maximum losses, related to the capacitance-value variability for a tolerance range of ±50%, being 2% of the relative stored energy. To characterize the efficiency of such reconfigurable storage, we have defined a figure of merit called the energy usage efficiency as follows:
where E IN is the total energy supplied to the adaptive storage unit and E OUT is the energy actually provided to the load. The global losses including the required control electronics and the losses in the ultra-capacitors result in 93% energy usage efficiency. This autonomous structure insures a very fast start-up, stores a high amount of energy, and provides a maximum energy usage rate by limiting the residual energy left in the ultra-capacitor. However, it is quite complex and the abrupt voltage variation at each configuration change may induce electromagnetic disturbances. The purpose of the new proposed structure that is described in the following section is to reduce the complexity and at the same time, the power losses. In addition, this proposed structure exhibits less abrupt voltage variations and provides a pre-regulated voltage.
Proposed Self-Variable Storage Topology with 2 Ultra-Capacitors
The proposed storage topology requires only two ultra-capacitors, a small value one (C small ) and a large value one (C big ), which are appropriately switched to provide both a fast start-up of the system to be powered, large energy storage, and output voltage pre-regulation. The energy stored in a capacitor is E stored = 1 2 CV 2 . As a result, a given input power using a small value capacitor allows the requested voltage to reach across it much more rapidly than a single big capacitor.
Circuit Topology
The topology presented in Figure 3 is simple: it includes a Schottky diode to naturally ensure the initial charging of the small ultra-capacitor (C small ) and three switches, which allow the reconfiguration 
Operating Principle
The principle of this variable storage architecture is to initially supply the small ultra-capacitor Csmall via D1 Schottky diode; all the switches being open (normally-off). The main objective is to be able to supply the load as soon as possible. A control circuitry monitoring the voltage across Csmall, VCsmall and the voltage across Cbig, VCbig allows driving the switches according to appropriate voltage thresholds.
First, when VCsmall reaches a sufficient voltage (~0.8 V), the control circuitry is able to operate. In a second step, once Csmall has stored enough energy for supplying the load (Vmax1 threshold), the control logic closes S2 switch to supply it (see Figures 4a,b and 5) .
If the energy-harvesting source is sufficient, VCsmall can reach its maximum value (Vmax2) and S3 switch is closed such that Cbig can be charged (see Figure 4c ). This charge phase of Cbig is stopped as soon as VCsmall decreases by 50 mV (Vmin2).
These two cycles (c and b) are repeated, the load being supplied by Csmall, until the two voltages VCsmall and VCbig become equal. In this case, the architecture moves to a parallel configuration (see Figure 4d ) to maximize energy autonomy. 
The principle of this variable storage architecture is to initially supply the small ultra-capacitor C small via D1 Schottky diode; all the switches being open (normally-off). The main objective is to be able to supply the load as soon as possible. A control circuitry monitoring the voltage across C small , V Csmall and the voltage across C big , V Cbig allows driving the switches according to appropriate voltage thresholds.
First, when V Csmall reaches a sufficient voltage (~0.8 V), the control circuitry is able to operate. In a second step, once C small has stored enough energy for supplying the load (V max1 threshold), the control logic closes S2 switch to supply it (see Figures 4a,b and 5 ). 
First, when VCsmall reaches a sufficient voltage (~0.8 V), the control circuitry is able to operate. In a second step, once Csmall has stored enough energy for supplying the load (Vmax1 threshold), the control logic closes S2 switch to supply it (see Figures 4a,b and 5).
These two cycles (c and b) are repeated, the load being supplied by Csmall, until the two voltages VCsmall and VCbig become equal. In this case, the architecture moves to a parallel configuration (see Figure 4d ) to maximize energy autonomy. The different operation modes of the proposed variable storage architecture: (a) charge of Csmall only via D1 Schottky diode; (b) when reaching Vmax1 threshold, S2 switch is closed and Csmall supplies the load; (c) Csmall continues to charge; when reaching Vmax2 threshold, S3 switch is also closed to charge Cbig and Csmall supplies the load until reaching maximum discharge threshold Vmin2; (d) when VCsmall = VCbig, all switches are closed and both Cbig by Csmall supplies the load [8] . 
Logic Control Parameters and Optimization
For an optimized operation of this variable storage structure, two voltages, VCsmall and VCbig, need to be monitored and appropriate voltage thresholds defined. Moreover, two different cases of operations should be taken into account: first, when the harvested power (PIN) is larger than the consumed power (POUT) and second, when the harvested power is smaller than the consumed power. Figure 5 illustrates these two cases. To control these switched capacitors, five different conditions are required:
VCsmall ≤ Vmin1,
VCsmall ≥ Vmax2,
VCsmall ≤ Vmin2,
Let us start with the first ideal case being when harvested power (PIN) is sufficient. As soon as VCsmall reaches Vmax1 (the minimum voltage for which the load can be operated), S2 switch closes. While supplying the load, VCsmall continues to charge and reaches Vmax2. Reaching this threshold means that the energy-harvesting source is sufficient and that Cbig can be charged. To do so, S3 switch is closed until VCsmall decreases to Vmin2. The cycle is repeated (VCsmall ≥ Vmax2 or VCsmall ≤ Vmin2, see Figure 5 ), until VCsmall = VCbig. At this phase, both ultra-capacitors operate in parallel to supply the load at a pre-regulated voltage around the average value of (Vmax2 + Vmin2)/2. It is to be noted that in a real system to protect the ultra-capacitors, a voltage limitation (Zener diode or DC/DC converter) is required at the input of the adaptive storage unit.
If the energy-harvesting source becomes temporarily insufficient-see red curves in Figure 5 (at times t1, t2 and t3)-and the system is starting with empty ultra-capacitors, the startup is similar to the previous case and depending on the harvested power, only Csmall will be involved and as soon as it gets discharged down to Vmin1, the S2 switch is opened so that it can get charged again up to Vmax1. If the energy-harvesting source is sufficient, V Csmall can reach its maximum value (V max2 ) and S3 switch is closed such that C big can be charged (see Figure 4c ). This charge phase of C big is stopped as soon as V Csmall decreases by 50 mV (V min2 ).
These two cycles (c and b) are repeated, the load being supplied by C small , until the two voltages V Csmall and V Cbig become equal. In this case, the architecture moves to a parallel configuration (see Figure 4d ) to maximize energy autonomy.
For an optimized operation of this variable storage structure, two voltages, V Csmall and V Cbig , need to be monitored and appropriate voltage thresholds defined. Moreover, two different cases of operations should be taken into account: first, when the harvested power (P IN ) is larger than the consumed power (P OUT ) and second, when the harvested power is smaller than the consumed power. Figure 5 illustrates these two cases. To control these switched capacitors, five different conditions are required:
Let us start with the first ideal case being when harvested power (P IN ) is sufficient. As soon as V Csmall reaches V max1 (the minimum voltage for which the load can be operated), S2 switch closes. While supplying the load, V Csmall continues to charge and reaches V max2 . Reaching this threshold means that the energy-harvesting source is sufficient and that C big can be charged. To do so, S3 switch is closed until V Csmall decreases to V min2 . The cycle is repeated (V Csmall ≥ V max2 or V Csmall ≤ V min2 , see Figure 5 ), until V Csmall = V Cbig . At this phase, both ultra-capacitors operate in parallel to supply the load at a pre-regulated voltage around the average value of (V max2 + V min2 )/2. It is to be noted that in a real system to protect the ultra-capacitors, a voltage limitation (Zener diode or DC/DC converter) is required at the input of the adaptive storage unit.
If the energy-harvesting source becomes temporarily insufficient-see red curves in Figure 5 (at times t1, t2 and t3)-and the system is starting with empty ultra-capacitors, the startup is similar to the previous case and depending on the harvested power, only C small will be involved and as soon as it gets discharged down to V min1 , the S2 switch is opened so that it can get charged again up to V max1 . If the intermittency of the source occurs when V Csmall = V Cbig , both of them will continue supplying the load and get alternatively discharged down to V min1 and charged up to V max1 .
To implement control circuitry, we used commercial discrete components: one Schottky diode, three bidirectional CMOS switches (normally-off ADG801), two LT6700 hysteresis comparators for (V min1 , V max1 ) and (V min2 , V max2 ), one LTC1540 comparator for the last condition (Equation (6)), eight AND gates, two inverters and two logical OR gates. To avoid detrimental short-circuit and related losses during configuration changes, we added a dead time (10 ms) to the logic signals applied to S1 and S3 switches. The sizing of the ultra-capacitors, C small = 100 mF and C big = 400 mF, was defined according to the chosen load, an interfacing LDO TPS78227 connected to a Jennic N5148-001 data logger.
To optimize the operating principle for this variable storage architecture, we performed electrical simulations using LTspice software. For the charging phase, we used a Thevenin generator made up of a 50 Ω resistor and a 5.1 V voltage source to simulate an energy-harvesting source. For the discharge phase, we connected a 1 kΩ resistor at the output.
During the different phases, we monitored the voltages at each intermediate node (V Csmall , V Cbig and V out , see Figures 6 and 7). The benefits of this variable architecture are fast start-up (t ON~5 s) and high rate of stored energy with output pre-regulation. If the intermittency of the source occurs when VCsmall = VCbig, both of them will continue supplying the load and get alternatively discharged down to Vmin1 and charged up to Vmax1.
To implement control circuitry, we used commercial discrete components: one Schottky diode, three bidirectional CMOS switches (normally-off ADG801), two LT6700 hysteresis comparators for (Vmin1, Vmax1) and (Vmin2, Vmax2), one LTC1540 comparator for the last condition (Equation (6)), eight AND gates, two inverters and two logical OR gates. To avoid detrimental short-circuit and related losses during configuration changes, we added a dead time (10 ms) to the logic signals applied to S1 and S3 switches. The sizing of the ultra-capacitors, Csmall = 100 mF and Cbig = 400 mF, was defined according to the chosen load, an interfacing LDO TPS78227 connected to a Jennic N5148-001 data logger.
To optimize the operating principle for this variable storage architecture, we performed electrical simulations using LTspice software. For the charging phase, we used a Thevenin generator made up of a 50 Ω resistor and a 5.1 V voltage source to simulate an energy-harvesting source. For the discharge phase, we connected a 1 kΩ resistor at the output.
During the different phases, we monitored the voltages at each intermediate node (VCsmall, VCbig and Vout, see Figures 6 and 7) . The benefits of this variable architecture are fast start-up (tON~5 s) and high rate of stored energy with output pre-regulation. If the intermittency of the source occurs when VCsmall = VCbig, both of them will continue supplying the load and get alternatively discharged down to Vmin1 and charged up to Vmax1.
During the different phases, we monitored the voltages at each intermediate node (VCsmall, VCbig and Vout, see Figures 6 and 7) . The benefits of this variable architecture are fast start-up (tON~5 s) and high rate of stored energy with output pre-regulation. 
Experimental Implementation and Characterization
A discrete prototype of the variable storage structure is shown in Figure 8 . The electronic board on the left shows the adaptive storage architecture with C small and C big implemented with AVX BestCap ultra-capacitors. The electronic board on the right shows the control logic of this architecture.
A discrete prototype of the variable storage structure is shown in Figure 8 . The electronic board on the left shows the adaptive storage architecture with Csmall and Cbig implemented with AVX BestCap ultra-capacitors. The electronic board on the right shows the control logic of this architecture. Figure 9 provides the plots of the evolution of VCsmall and VCbig for the ideal energy scenario when starting with empty ultra-capacitors. As soon as Csmall charging voltage reaches 0.8 V, the logic circuitry is activated and VCsmall and VCbig are monitored. The global principle of the proposed variable storage architecture is validated. However, we detected an unexpected behavior at the very beginning: Cbig starts to get charged before Csmall reaches Vmax2 thus delaying the powering of the load. We investigated this issue and found out two problems:
•
The LTC1540 comparator exhibits an erroneous behavior when its VDD is below 1 V, thus inducing the triggering of S3 switch and the early charging of Cbig. This behavior was not observed in simulation.
The electrostatic discharge (ESD) protection of S3 switch provides a parasitic current path in parallel with the Schottky diode. For the experimental validation, we defined the different voltage thresholds as follows: V max1 = 2.8 V, V max2 = 4.4 V, V min1 = 2.75 V and V min2 = 4.35 V. Figure 9 provides the plots of the evolution of V Csmall and V Cbig for the ideal energy scenario when starting with empty ultra-capacitors. As soon as C small charging voltage reaches 0.8 V, the logic circuitry is activated and V Csmall and V Cbig are monitored. The global principle of the proposed variable storage architecture is validated. However, we detected an unexpected behavior at the very beginning: C big starts to get charged before C small reaches V max2 thus delaying the powering of the load. We investigated this issue and found out two problems:
The LTC1540 comparator exhibits an erroneous behavior when its VDD is below 1 V, thus inducing the triggering of S3 switch and the early charging of C big . This behavior was not observed in simulation.
The electrostatic discharge (ESD) protection of S3 switch provides a parasitic current path in parallel with the Schottky diode.
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Experimental Implementation and Characterization
A discrete prototype of the variable storage structure is shown in Figure 8 . The electronic board on the left shows the adaptive storage architecture with Csmall and Cbig implemented with AVX BestCap ultra-capacitors. The electronic board on the right shows the control logic of this architecture. For the experimental validation, we defined the different voltage thresholds as follows: Vmax1 = 2.8 V, Vmax2= 4.4 V, Vmin1 = 2.75 V and Vmin2 = 4.35 V. Figure 9 provides the plots of the evolution of VCsmall and VCbig for the ideal energy scenario when starting with empty ultra-capacitors. As soon as Csmall charging voltage reaches 0.8 V, the logic circuitry is activated and VCsmall and VCbig are monitored. The global principle of the proposed variable storage architecture is validated. However, we detected an unexpected behavior at the very beginning: Cbig starts to get charged before Csmall reaches Vmax2 thus delaying the powering of the load. We investigated this issue and found out two problems:
•
The electrostatic discharge (ESD) protection of S3 switch provides a parasitic current path in parallel with the Schottky diode. The first issue was corrected by introducing a divider bridge by two before the input of S3 gate. It allowed getting the correct behavior of the variable storage structure as shown in Figure 10 in good agreement with the simulated one.
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The first issue was corrected by introducing a divider bridge by two before the input of S3 gate. It allowed getting the correct behavior of the variable storage structure as shown in Figure 10 in good agreement with the simulated one. The second issue was identified when analyzing the respective losses of each block by LTspice simulation in the following conditions: charge phase, lasting 2 h 30 min, using a Thevenin source (Eth = 5.1 V, Rth = 50 Ω) as energy source and discharge phase, until reaching Vmin1, with energy source disconnected and resistive load of 1 kΩ. They are summarized in Table 1 . The energy usage efficiency η as defined by Equation (1) is 91%. There are three main blocks that induce the majority of the losses: the switches, the Schottky diode and the ultra-capacitors. By analyzing the different current paths, it appeared that the high-power consumption of the switches is related to the parasitic path through the ESD protection diode of the S3 switch, which provides a less-resistive path compared to the Schottky diode whose on-resistance is 6 Ω. Implementing a Schottky diode with a much lower on-resistance such as the MBRS360 whose on-resistance is 0.042 Ω allows to greatly increase usage efficiency to up to 94.7%.
The losses in the ultra-capacitors are related to the parallel parasitic resistor associated with their self-discharge current. That means that this has to be a choice criterion for the ultra-capacitors implemented in such variable storage structure, in order to optimize performance. 
Final Optimization and Characterization
Finally, to definitively get rid of any parasitic current path through the ESD protection of S3 switch and extend the voltage range of the adaptive storage unit, we decided to use discrete MOS switches and modify the architecture, as indicated in the electrical schematic of Figure 11 . The main switch is a PMOS transistor that is driven by an NMOS transistor. A highly resistive resistor (7 MΩ) allows keeping it open as long as the NMOS transistor is inactive. The operation principle is almost the same as previously discussed and summarized hereafter: The second issue was identified when analyzing the respective losses of each block by LTspice simulation in the following conditions: charge phase, lasting 2 h 30 min, using a Thevenin source (E th = 5.1 V, R th = 50 Ω) as energy source and discharge phase, until reaching V min1 , with energy source disconnected and resistive load of 1 kΩ. They are summarized in Table 1 . The energy usage efficiency η as defined by Equation (1) is 91%. There are three main blocks that induce the majority of the losses: the switches, the Schottky diode and the ultra-capacitors. By analyzing the different current paths, it appeared that the high-power consumption of the switches is related to the parasitic path through the ESD protection diode of the S3 switch, which provides a less-resistive path compared to the Schottky diode whose on-resistance is 6 Ω. Implementing a Schottky diode with a much lower on-resistance such as the MBRS360 whose on-resistance is 0.042 Ω allows to greatly increase usage efficiency to up to 94.7%.
Finally, to definitively get rid of any parasitic current path through the ESD protection of S3 switch and extend the voltage range of the adaptive storage unit, we decided to use discrete MOS switches and modify the architecture, as indicated in the electrical schematic of Figure 11 . The main switch is a PMOS transistor that is driven by an NMOS transistor. A highly resistive resistor (7 MΩ) allows keeping it open as long as the NMOS transistor is inactive. The operation principle is almost the same as previously discussed and summarized hereafter:
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At start-up with empty ultra-capacitors, D1 charges C small and S2 and S3 are open. b.
V Csmall ≥ V max1 = > S2 switch is closed and C small supplies the load. c.
V Csmall ≤ V min1 = > S2 switch is opened, D1 recharges C small . d.
V Csmall ≥ V max2 = > S3 switch is closed and C big starts charging through D2 (Step c Figure 5 ).
e. V Csmall ≤ V min2 = > S3 switch is opened, D1 recharges C small . Steps b and c ( Figure 5 ) are repeated until V Cbig = V Csmall .
f. V Cbig ≥ V Csmall = > D1, D2 and D3 diodes are ON, S2 and S3 switches are closed to supply the load from C small and C big .
This proposed adaptive storage is easily scalable to higher power and voltage. Its advantage lies in the fact that the two ultra-capacitors are either perfectly isolated or when setup in parallel, charged at exactly the same voltage, avoiding any balancing current to flow. This is not the case for the 4 UCs-based structure where voltage monitoring is performed on one single UC. As a result, in the presence of capacitance variability (that could be as high as 20%), upon storage reconfigurability, balancing peak currents are going to flow. Anyway, for higher power, a soft start circuit for the switches would be needed to avoid any overstress of the UCs. Step c Figure 5 ). e. VCsmall ≤ Vmin2 = > S3 switch is opened, D1 recharges Csmall. Steps b and c ( Figure 5 ) are repeated until VCbig = VCsmall. f.
VCbig ≥ VCsmall = > D1, D2 and D3 diodes are ON, S2 and S3 switches are closed to supply the load from Csmall and Cbig.
This proposed adaptive storage is easily scalable to higher power and voltage. Its advantage lies in the fact that the two ultra-capacitors are either perfectly isolated or when setup in parallel, charged at exactly the same voltage, avoiding any balancing current to flow. This is not the case for the 4 UCs-based structure where voltage monitoring is performed on one single UC. As a result, in the presence of capacitance variability (that could be as high as 20%), upon storage reconfigurability, balancing peak currents are going to flow. Anyway, for higher power, a soft start circuit for the switches would be needed to avoid any overstress of the UCs. Figure 12 illustrates the measured behavior of the new variable storage architecture. It is very similar to the previous one, except that Cbig is able to charge to a higher voltage than Csmall. This is due to the fact that Csmall is supplying the load whereas Cbig is only charging, due to the D3 diode that isolates it from the load as long as VCbig < VCsmall + VD3. Figure 12 illustrates the measured behavior of the new variable storage architecture. It is very similar to the previous one, except that C big is able to charge to a higher voltage than C small . This is due to the fact that C small is supplying the load whereas C big is only charging, due to the D3 diode that isolates it from the load as long as V Cbig < V Csmall + V D3 . Step c Figure 5 ). e. VCsmall ≤ Vmin2 = > S3 switch is opened, D1 recharges Csmall. Steps b and c ( Figure 5 ) are repeated until VCbig = VCsmall. f.
This proposed adaptive storage is easily scalable to higher power and voltage. Its advantage lies in the fact that the two ultra-capacitors are either perfectly isolated or when setup in parallel, charged at exactly the same voltage, avoiding any balancing current to flow. This is not the case for the 4 UCs-based structure where voltage monitoring is performed on one single UC. As a result, in the presence of capacitance variability (that could be as high as 20%), upon storage reconfigurability, balancing peak currents are going to flow. Anyway, for higher power, a soft start circuit for the switches would be needed to avoid any overstress of the UCs. Figure 12 illustrates the measured behavior of the new variable storage architecture. It is very similar to the previous one, except that Cbig is able to charge to a higher voltage than Csmall. This is due to the fact that Csmall is supplying the load whereas Cbig is only charging, due to the D3 diode that isolates it from the load as long as VCbig < VCsmall + VD3. We analyzed the resulting losses in this new architecture ( Table 2 ) that are greatly improved compared to its previous versions, resulting in increased energy usage efficiency up to 94.6%. In addition, this new variable storage structure has the following advantages:
• Reduced number of components (control circuitry consists of only two comparators), resulting in lower cost and lower power consumption.
•
Better genericness, meaning that it is able to operate at low and high voltages.
Easily integrable in CMOS technology. 
Implementation and Validation in a Wireless Sensor Node
To completely validate the concept of self-supplied adaptive storage, we implemented the second version of the proposed topology into a wireless sensor node, as shown in Figure 13 . For a first test case, the energy-harvesting source is a photovoltaic cell (V OC = 1.5 V, I SC = 100 mA with a size of 50 mm × 68 mm) that is interfaced with a boost circuit BQ25504 to provide impedance matching, limiting the input voltage to 5.3 V. The load is a low-power Jennic 5148 datalogger that is interfaced with a TPS78227 Low Drop Out regulator (LDO) providing 2.7 V regulated voltage.
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We analyzed the resulting losses in this new architecture ( Table 2 ) that are greatly improved compared to its previous versions, resulting in increased energy usage efficiency up to 94.6%. In addition, this new variable storage structure has the following advantages:
•
• Easily integrable in CMOS technology. 
Implementation and Validation in a Wireless Sensor Node
To completely validate the concept of self-supplied adaptive storage, we implemented the second version of the proposed topology into a wireless sensor node, as shown in Figure 13 . For a first test case, the energy-harvesting source is a photovoltaic cell (VOC = 1.5 V, ISC = 100 mA with a size of 50 mm × 68 mm) that is interfaced with a boost circuit BQ25504 to provide impedance matching, limiting the input voltage to 5.3 V. The load is a low-power Jennic 5148 datalogger that is interfaced with a TPS78227 Low Drop Out regulator (LDO) providing 2.7 V regulated voltage. The datalogger performs temperature measurement every 47 s. Initialization startup energy of Jennic 5148 is ~0.5 J. The global energy consumption of one measurement cycle including communication and sleep mode is 13.8 mJ. Figure 14 provides the evolution of the input and output voltages of the adaptive UC when supplied by a photovoltaic cell over a full day. The startup time of the self-adaptive storage unit in irradiance around 720 W/m 2 is 30 s with ultra-capacitors completely empty. The autonomy during night is 5 h. It is interesting to note that the circuit starts up again in the morning for a very low irradiance around 25 W/m 2 . In this full system, the global energy usage efficiency is dependent on the irradiance and is equal to 80% over the time interval (30 min); see Figure 14 . The datalogger performs temperature measurement every 47 s. Initialization startup energy of Jennic 5148 is~0.5 J. The global energy consumption of one measurement cycle including communication and sleep mode is 13.8 mJ. Figure 14 provides the evolution of the input and output voltages of the adaptive UC when supplied by a photovoltaic cell over a full day. The startup time of the self-adaptive storage unit in irradiance around 720 W/m 2 is 30 s with ultra-capacitors completely empty. The autonomy during night is 5 h. It is interesting to note that the circuit starts up again in the morning for a very low irradiance around 25 W/m 2 . In this full system, the global energy usage efficiency is dependent on the irradiance and is equal to 80% over the time interval (30 min); see Figure 14 .
For a second test case, the energy-harvesting source is a much smaller photovoltaic panel (V OC = 5.6 V, I SC = 3 mA with a size of 50 mm × 20 mm). As its open circuit voltage V OC is compatible with UC handling voltage, we implemented a direct connection to the adaptive storage unit without any energy conditioning system. This test was performed for both the proposed adaptive storage (C small = 100 mF and C big = 2.5 mF) and a single ultra-capacitor (C fixe = 2.6 mF) of the same equivalent capacitance (corresponding to the equivalent capacitance of the adaptive storage unit at the end of charging phase). Compared to the previous case, we resized C big such that the supplied system could be fully autonomous under very low irradiance conditions. Each storage unit is connected to a photovoltaic panel under the same irradiance and supplies an LDO regulator TPS78227 and Jennic 5148 datalogger (as Figure 13) . Figure 15 provides the evolution of the input and output voltages of the adaptive UC in cold startup condition (UCs being empty). This adaptive storage makes it possible to validate a faster startup of 1 h 50 min compared to the single UC that needs 5 h 16 min, while ensuring the autonomy of the wireless system all night long. This startup may seem high but we have to take into account that at the beginning of this particular day, the solar panel provides a very low current and irradiation is also very low (cloudy day). The fluctuation of the input voltage (Figure 15 ) is linked to its connection to charge C small ultra-capacitor or to charge C big ultra-capacitor (permutation between Step b and c, Figure 4) . For a second test case, the energy-harvesting source is a much smaller photovoltaic panel (VOC = 5.6 V, ISC = 3 mA with a size of 50 mm × 20 mm). As its open circuit voltage VOC is compatible with UC handling voltage, we implemented a direct connection to the adaptive storage unit without any energy conditioning system. This test was performed for both the proposed adaptive storage (Csmall = 100 mF and Cbig = 2.5 mF) and a single ultra-capacitor (Cfixe = 2.6 mF) of the same equivalent capacitance (corresponding to the equivalent capacitance of the adaptive storage unit at the end of charging phase). Compared to the previous case, we resized Cbig such that the supplied system could be fully autonomous under very low irradiance conditions. Each storage unit is connected to a photovoltaic panel under the same irradiance and supplies an LDO regulator TPS78227 and Jennic 5148 datalogger (as Figure 13) . Figure 15 provides the evolution of the input and output voltages of the adaptive UC in cold startup condition (UCs being empty). This adaptive storage makes it possible to validate a faster startup of 1 h50 min compared to the single UC that needs 5 h16 min, while ensuring the autonomy of the wireless system all night long. This startup may seem high but we have to take into account that at the beginning of this particular day, the solar panel provides a very low current and irradiation is also very low (cloudy day). The fluctuation of the input voltage (Figure 15 ) is linked to its connection to charge Csmall ultra-capacitor or to charge Cbig ultra-capacitor (permutation between Step b and c, Figure 4) . Figure 14 . Implementation of the proposed variable storage architecture (with C small = 100 mF and C big = 400 mF) into a wireless sensor node powered by a photovoltaic cell (PV): evolution of irradiance, input and output voltages of adaptive UC over one day.
Technologies 2018, 6, x 12 of 13 Figure 15 . Implementation of the proposed variable storage architecture (with Csmall = 100 mF and Cbig = 2.5 F) into a wireless sensor node powered by a photovoltaic cell (PV): evolution of irradiance, input and output voltages of adaptive UC over one day and a half with very bad meteorological conditions.
Discussion
In Table 3 , the proposed adaptive storage architecture is compared to the reference architecture with four UCs and to one from the literature [9] . We can see that both versions of the proposed structure allow increasing energy usage efficiency, thanks to simplification of the circuitry and the reduction of the number of UCs and switches. Compared to the other structures proposed in the literature, it is self-supplied from an energy-harvesting source, can operate in cold startup i.e., when Figure 15 . Implementation of the proposed variable storage architecture (with C small = 100 mF and C big = 2.5 F) into a wireless sensor node powered by a photovoltaic cell (PV): evolution of irradiance, input and output voltages of adaptive UC over one day and a half with very bad meteorological conditions.
In Table 3 , the proposed adaptive storage architecture is compared to the reference architecture with four UCs and to one from the literature [9] . We can see that both versions of the proposed structure allow increasing energy usage efficiency, thanks to simplification of the circuitry and the reduction of the number of UCs and switches. Compared to the other structures proposed in the literature, it is self-supplied from an energy-harvesting source, can operate in cold startup i.e., when the UCs are empty, and provides at its output a pre-regulated voltage. Compared to the four UCs-based structure of Figure 2 , the output voltage undergoes variations at a very slow rate, thus resulting in electromagnetic emissions. The residual voltage is very dependent on the voltage regulator setup at the output; some of them are operational with very low input voltage (<<1 V). In addition, the sizing of the big capacitor, defining the energy autonomy of the powered system, can be independent of the sizing of the small one that defines the startup speed. It is well suited for CMOS integration, and when combined with silicon-integrated microsupercapacitors [10] makes a very attractive and compact solution to the replacement of a battery. Funding: This research work was partially carried out within the framework of the European project SMARTER funded by the CHIST-ERA program, "Green ICT, towards Zero Power ICT".
